

# A New Low Power, Area Efficient 4-bit Carry Look Ahead Adder in CNFET Technology

Ali Ghorbani<sup>1</sup>, Mehdi Dolatshahi<sup>2\*</sup>, Seyed Mohammad Ali Zanjani<sup>2,4</sup>, Behrang Barekattain<sup>1,3</sup>

1- Department of Computer Engineering, Najafabad Branch, Islamic Azad University, Najafabad, Iran.

2- Department of Electrical Engineering, Najafabad Branch, Islamic Azad University, Najafabad, Iran.

Email: dolatshahi@iaun.ac.ir (Corresponding author)

3- Big Data Research Center, Najafabad Branch, Islamic Azad University, Najafabad, Iran.

4- Smart Microgrid Research Center, Najafabad Branch, Islamic Azad University, Najafabad, Iran.

Received: June 2021

Revised: August 2021

Accepted: October 2021

## ABSTRACT:

In this paper, a new hybrid low-power and area efficient Carry Look-Ahead Adder in CNFET technology based on the full-swing Gate Diffusion Input (GDI) technique is proposed. The proposed CLA design in GDI logic style, not only decreases the circuit area effectively but also decreases the power consumption and delay parameters as well. The proposed design is simulated in HSPICE using the CNFET model parameters. Finally, the simulation results justify a good improvement in the circuit performance parameters such as power consumption, delay, chip size area and power-delay product (PDP) for the proposed CLA circuit.

**KEYWORDS:** Low-Power, Area-efficient, Carry Look-Ahead Adder, GDI, CNFET.

## 1. INTRODUCTION

Power consumption and area reduction of digital logic and memory circuits have been the primary priorities of the digital integrated circuit designers which drew their most attention in the design of digital integrated circuits[1]. Scaling-down the chip size area could be possible by decreasing the number of transistors as well as reducing the size of the transistors[2]. Meanwhile, decreasing the number of transistors to implement a circuit design, leads to a positive effect in reducing the chip size area [3]. Moreover, shrinking down the silicon transistors like MOSFETs, leads to many higher-order problems such as high leakage currents, effects of short transistor channel lengths and etc. [4]. To overcome the abovementioned problems, some emerging technologies are presented in the previously published literature, such as: Quantum Cellular Automata (QCA) [5]–[8], Single Electron Transistor (SET) [9] and Carbon Nano-Tube Field Effect Transistor (CNFET) [10]–[12]. However, among the mentioned emerging technologies, CNFETs are considered as a suitable alternative for CMOS transistors because they show a very close circuit behavior to the CMOS technology[13]. Moreover, CNFET technology benefits from having unique Characteristics such as lower power consumption, lower parasitic capacitances and higher power-delay efficiency in comparison with the conventional CMOS technology[14], [15]. A

CNFET device consists of single walled CNT (SWCNT) as the conducting channel, which can operate as either conductor or a semiconductor depending on the angle of atom arrangement pattern along the tube, which is called as “chirality vector” (n, m) [16].

Furthermore, the threshold voltage of a CNFET depends to the diameter of CNT, can be calculated by Eq. (1).

$$V_{th} \approx \frac{E_g}{2e} \approx \frac{\sqrt{3}}{3} \frac{aV_{\pi}}{eD_{CNT}} \quad (1)$$

Where,  $a = 2.49\text{\AA}$  is the (carbon to carbon) atom distance and  $V_{\pi} = 3.033\text{ eV}$  is the carbon  $\pi$ - $\pi$  bond energy in tight bonding model. Moreover, (e) is the charge of an electron and D is the diameter of a nanotube. Furthermore, the diameter of a nanotube can be computed using Eq. (2):

$$D_{CNT} = \frac{\sqrt{3}a_0}{\pi} \sqrt{n^2 + m^2 + nm} \quad (2)$$

Where,  $a_0 = 0.142\text{nm}$ , is the inter-atomic distance between the centers of two adjacent Carbon atoms.

On the other hand, “Full-Adder” is one of the most basic functional parts of a processor as well as a computational system, so, employing a high speed and

low power full-adder can significantly improve the computational efficiency and overhead of other related operations such as multiplication, division, subtraction and etc.[17]. Therefore, in order to reduce the power consumption of the abovementioned operations, adders should be designed in a reduced chip area by having fewer transistors. Many design techniques have been proposed to improve the power consumption and area as well as the overall performance of digital circuits [18]–[20].

Moreover, the carry look ahead adder (CLA) [21] is a type of the parallel multi-bit adder which significantly reduces the delay of the carry propagation by using a design methodology that defines carry-propagate and carry-generate terms as the main design parameters and signals. Generally, in conventional carry ripple adder structure, each adder block waits for the carry which is generated by its previous block. So, such a circuit latency (delay) increases significantly. However, the carry look ahead adder [22] implements based on the Carry-generate (G) and Carry-propagate (P) signals which are expressed by the equations that are given in Table. 1.

**Table 1.** Carry-generate (G) and Carry-propagate (P) functions in the CLA.

$P_i = A_i \oplus B_i$ $G_i = A_i \cdot B_i$
$C_0 = \text{INPUT}$ $C_1 = G_0 + P_0 \cdot C_0$ $C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$ $C_3 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$ $C_4 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$
$S_0 = C_0 \oplus P_0$ $S_1 = C_1 \oplus P_1$ $S_2 = C_2 \oplus P_2$ $S_3 = C_3 \oplus P_3$
$P_0 = A_0 \oplus B_0$ $P_1 = A_1 \oplus B_1$ $P_2 = A_2 \oplus B_2$ $P_3 = A_3 \oplus B_3$
$G_0 = A_0 \cdot B_0$ $G_1 = A_1 \cdot B_1$ $G_2 = A_2 \cdot B_2$ $G_3 = A_3 \cdot B_3$

Where,  $C_i$  is the carry generated by the  $i_{th}$  stage and  $S_i$  is the Sum output resulted from the  $i_{th}$  stage, and  $A, B$  are the inputs.


Furthermore, the Gate Diffusion Input (GDI) technique is one of the solutions that successfully is used

as a low-power technique which benefits from the low transistor count and circuit complexity [20], [21], [23].

So, the main contribution of this paper is to improve the performance of a 4-bit carry look ahead adder employing the GDI technique. The proposed CLA benefits from the full swing GDI gates which has properly reduced the number of transistors and also decreased the power consumption. So, the rest of this paper is organized as follows: the GDI technique is introduced in Sec. 2. The previously published adders are discussed in Sec. 3. Moreover, the new 4-bit CLA in CNFET technology is proposed in Sec. 4. While the simulation results and comparison of the proposed 4-bit carry look ahead adder cell with other designs are presented in Sec. 5. Finally, some conclusions are presented in Sec. 6.

**2. GDI TECHNIQUE**

The basic GDI cell is very similar to a conventional inverter circuit that is shown in Fig. 1, except that the sources of N and P type transistors are connected to the inputs of “P” and “N” instead of ground (GND) or supply voltage (VDD) [20]. In other words, the “P” and “N” nodes operate as external inputs in the GDI cell. Therefore, different logical functions can be implemented using this structure, which are summarized in Table. 2 [20].



**Fig. 1.** Basic structure of GDI gate using CNFETs[20].

**Table 2.** Different logical functions which can be implemented using GDI cell [20].

N	P	G	OUT	Function
'1'	B	A	A+B	OR
B	'0'	A	AB	AND
C	B	A	$\bar{A}B+AC$	MUX
'0'	'1'	A	$\bar{A}$	NOT

However, the number of transistors is properly reduced by using the GDI technique, but, the main problem of this method is that the output signals are not full-swing. The full-swing GDI gates are presented in [20], [24] to solve this problem. Generally, the main contribution of [20], [24] was providing full-swing outputs for the both logic "1" and logic "0" by using swing Complementary transistors.

### 3. THE PROPOSED DESIGN

As it is shown in Fig. 2, the Carry Look Ahead Adder structure consists of 3 major stages.




Fig. 2. The 3-stage structure of the CLA adder.




Fig. 3. The full-swing GDI gates: (a) AND for  $G_i$  and (b) XOR for  $P_i$ .

As it is shown in Fig. 3a, the carry-generate ( $G_i$ ) logical function is designed with 3 transistors as a full-swing GDI "AND" gate. Moreover, the carry-propagate ( $P_i$ ) logical function is designed with 4 transistors as a full-swing GDI "XOR" gate that is shown in Fig. 3b. Furthermore, as shown in [25], the XOR and AND gates are designed with 12 and 6 transistors, respectively. Also in the proposed design of [25], each one of these gates are implemented with 5 transistors. While in this paper, we used 4 and 3 transistors for implementing these gates respectively.

Finally, we used these structures for presenting a

hybrid design of carry look ahead adder (CLA) that is shown in Fig. 4. As it is shown in Fig. 4, each stage of the proposed CLA is implemented by 25 transistors. Therefore, a 4-bit CLA is proposed with 100 transistors. While, the conventional CLA[26] and Hybrid CLA circuits based on the design presented in [25] use 170 and 138 transistors. So, the proposed design reduces the number of transistors (chip area) by a factor of 44% and 27%, respectively. This reduction is due to the use of full-swing AND and OR gates with smaller area, which will finally lead to a reduction in power consumption and delay of the proposed circuit




Fig. 4. The proposed circuit of CLA.

4. SIMULATION RESULTS AND COMPARISON

The proposed CLA design is simulated in HSPICE, using the Stanford CNFET model parameters which are summarized in Table. 3.

The input signals  $A_i, B_i$  ( $i=0, 1, 2, 3$ ) and  $C_0$  (input carry) are shown in Fig. 5, where the full-swing simulated output signals  $S_i$  and  $C_i$  are also shown. Furthermore, the performance of the proposed CLA

design is compared with other reported designs in Table. 4. It is worth noting that, the proposed CLA design as well as other previously reported CLA designs [23] are simulated under the same circuit simulation conditions and the simulation results for the main performance parameters of power consumption, delay and PDP at 200 MHz clock frequency, 0.6V supply and 1fF load capacitance are summarized and compared in Table. 4.

Table 3. The CNFET parameters definitions and values used for circuit simulations

Device parameter	Description	Value
Lch	Physical channel Length	32 nm
Lss	The length of doped CNT source-side extension region	32 nm
Ldd	The length of doped CNT source-side extension region	32 nm
Lgeff	The mean free path in the intrinsic CNT channel	100 nm
pitch	The distance between the centers of two adjacent CNTs within the same device	20 nm
tox	The thickness of high-k top gate dielectric material	4 nm
csub	The coupling capacitance between the channel region and the substrate	40 aF/um
Efi	The fermi level of the doped S/D tube	6 eV




Fig. 5. Transient simulation results of the proposed CLA circuit.

Table 4. Performance comparison of the proposed CLA design and previous designs.

Design	Power ( $\mu\text{w}$ )	Delay (Psec)	PDP (aJ)	Transistor count
Conventional CLA [26]	1.15	21.62	2.4863	170
Hybrid GDI CLA [25]	0.948	18.032	1.7094	138
Proposed design	0.848	15.99	1.3559	100

As it is obvious in Table. 4, the proposed CLA circuit has the minimum values of power consumption, delay and PDP parameters in comparison with other reported designs. This improvement is achieved due to the reduction in the number of transistors in the carry generate and propagate structures that led to the reduction of the CLA area and power consumption.

Fig. 6, shows the Comparison of the power consumption, delay and PDP of proposed CLA design with previous CLA designs. As it is clear in Fig. 6a, the proposed design improves the power consumption by a factor of **26%** and **10%** in comparison with conventional and hybrid GDI CLA [25], respectively. Also, it can be seen in Fig. 6b, that the proposed design improves the delay value by a factor of **26%** and **11%**

in comparison with the conventional and hybrid GDI CLA [25], respectively. Moreover, as it is clear in Fig. 6c, the PDP parameter for the proposed circuit is effectively improved by a factor of **45%** and **20%** in comparison with the conventional and hybrid GDI CLA designs [25], respectively. It is worth mentioning that, this improvement is resulted due to the reduction of the number of transistors by using combinational GDI full-swing gates in a CLA structure [20], [24]. Furthermore, the number of tubes (N), is one of the important factors that affects the values of the proposed circuit performance parameters such as: power consumption, delay and PDP. Therefore, the simulation results of the proposed design due to changes in the number of nanotubes (N) are carried out and reported in Fig. 7.




Fig. 6. Performance comparison of the proposed design and other designs a) Power, b) delay and c) PDP.




Fig. 7. Effect of changes in the number of tubes on the major performance parameters a) Power, b) delay and c) PDP.

However, as it is clear in Fig. 7, when  $N=9$ , the proposed circuit has lowest value of PDP parameter in comparison with other values of the number of tubes  $N$ , however, it has a better delay parameter than the other values 3, 6 and 12. Furthermore, the load capacitance has

also an important impact on the major performance parameters such as: delay, PDP and dynamic power consumption. Therefore, variations of the performance parameters due to the changes in the value of the load capacitance are analyzed and simulated in Fig. 8. As it is

clear in Fig. 8, increasing the value of the load capacitor ( $C_L$ ), leads to an increase in the power consumption and delay values of the proposed CLA that finally results in

an increasing value of PDP parameter. Moreover, the temperature performance simulation results of the proposed circuit are shown in Fig. 9




Fig. 8. Effect of the load capacitor variations on the power consumption value on a: Power, b: delay and c: PDP parameters.




Fig. 9. Temperature performance simulation of a) Power consumption, b) delay and c) PDP parameters.

As it is obvious in Fig.9, with an increase in the operating temperature, the power consumption as well as the PDP parameter increases, while the delay value of the proposed CLA decreases.

## 5. CONCLUSIONS

In this paper, a new low-power and area efficient CLA circuit in CNFET technology based on the full-swing GDI logic style is designed and simulated based on the combination of GDI implemented carry-generate and carry-propagate logic functions respectively. As it is shown in the paper, the proposed design can be considered as an area efficient CLA in which the power consumption is significantly reduced while the speed of the circuit is also improved that leads to the minimum PDP value for the proposed circuit in comparison with other reported designs. Furthermore, the proposed circuit is simulated in HSPICE using 32nm CNFET technology parameters.

## REFERENCES

- [1] Y. S. Mehrabani, R. F. Mirzaee, and M. Eshghi, "A novel low-energy CNFET-based full adder cell using pass-transistor logic," *Int. J. High Perform. Syst. Archit.*, Vol. 5, No. 4, pp. 193–201, 2015.
- [2] F. Vasefi and Z. Abid, "Low power N-bit adders and multiplier using lowest-number-of-transistor 1-bit adders," *Can. Conf. Electr. Comput. Eng.*, Vol. 2005, No. May, pp. 1731–1734, 2005.
- [3] V. Foroutan, M. Taheri, K. Navi, and A. A. Mazreah, "Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style," *Integr. VLSI J.*, Vol. 47, No. 1, pp. 48–61, 2014.
- [4] F. Sharifi, A. Panahi, M. H. Moaiyeri, H. Sharifi, and K. Navi, "High Performance CNFET-based Ternary Full Adders," *IETE J. Res.*, pp. 1–8, 2017.
- [5] M. Mohammadi, M. Mohammadi, and S. Gorgin, "An efficient design of full adder in quantum-dot cellular automata (QCA) technology," *Microelectronics J.*, Vol. 50, pp. 35–43, 2016.
- [6] P. Kumar and S. Singh, "Optimization of the area efficiency and robustness of a QCA-based reversible full adder," *J. Comput. Electron.*, Vol. 18, pp. 1478–1489, 2019.
- [7] I. Edrisi Arani and A. Rezai, "Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology," *J. Comput. Electron.*, Vol. 17, No. 4, pp. 1771–1779, 2018.
- [8] M. Sadeghi, K. Navi, and M. Dolatshahi, "A new quantum-dot cellular automata full-adder," *Proc. 2016 5th Int. Conf. Comput. Sci. Netw. Technol. ICCSNT 2016*, Vol. 41, No. 12, pp. 443–445, 2017.
- [9] M. M. Abutaleb, "A new static differential design style for hybrid SET-CMOS logic circuits," *J. Comput. Electron.*, Vol. 14, No. 1, pp. 329–340, 2015.
- [10] S. M. A. Zanjani, M. Dousti, and M. Dolatshahi, "A CNFET universal mixed-mode biquad active filter in subthreshold region," *Int. J. RF Microw. Comput. Eng.*, Vol. 28, No. 9, pp. 1–9, 2018.
- [11] S. M. A. Zanjani, M. Dousti, and M. Dolatshahi, "A new low-power, universal, multi-mode Gm-C filter in CNFET technology," *Microelectronics J.*, Vol. 90, No. March 2018, pp. 342–352, 2019.
- [12] H. Taheri Tari, A. Dabaghi Zarandi, and M. R. Reshadinezhad, "Design of a high performance CNFET-based full adder cell applicable in: Carry ripple, carry select and carry skip adders," *Microelectron. Eng.*, 2019.
- [13] M. Ghadiry, M. Nadi, H. Mohammadi, and A. Bin Abd Manaf, "Analysis of a novel full adder designed for implementing in carbone nanotube technology," *J. Circuits, Syst. Comput.*, Vol. 21, No. 5, pp. 1–13, 2012.
- [14] J. Appenzeller, "Carbon nanotubes for high-performance electronics - Progress and prospect," *Proc. IEEE*, Vol. 96, No. 2, pp. 201–211, 2008.
- [15] S. Lin, Y. Bin Kim, and F. Lombardi, "CNFET-based design of ternary logic gates and arithmetic circuits," *IEEE Trans. Nanotechnol.*, Vol. 10, No. 2, pp. 217–225, 2011.
- [16] C. Vudadha, S. P. Parlapalli, and M. B. Srinivas, "Energy efficient design of CNFET-based multi-digit ternary adders," *Microelectronics J.*, Vol. 75, No. February, pp. 75–86, 2018.
- [17] R. F. Mirzaee, M. H. Moaiyeri, and K. Navi, "High Speed NP-CMOS and Multi-Output," Vol. 4, No. 3, pp. 531–537, 2010.
- [18] M. Bagherizadeh and M. Eshghi, "Two novel low-power and high-speed dynamic carbon nanotube full-adder cells," *Nanoscale Res. Lett.*, Vol. 6, pp. 1–7, 2011.
- [19] Z. Abid, H. El-Razouk, and D. A. El-Dib, "Low power multipliers based on new hybrid full adders," *Microelectronics J.*, Vol. 39, No. 12, pp. 1509–1515, 2008.
- [20] M. Shoba and R. Nakkeeran, "GDI based full adders for energy efficient arithmetic applications," *Eng. Sci. Technol. an Int. J.*, Vol. 19, No. 1, pp. 485–496, 2016.
- [21] A. Morgenshtein, V. Yuzhaninov, A. Kovshilovsky, and A. Fish, "Full-swing gate diffusion input logic - Case-study of low-power CLA adder design," *Integr. VLSI J.*, Vol. 47, No. 1, pp. 62–70, 2014.
- [22] M. Sarkar, R. Sengupta, A. Basu, D. Das, P. Saswari, and P. Bhattacharjee, "Carry look ahead adder design using CMOS output wired logic based majority gate," *2017 4th Int. Conf. Opto-Electronics Appl. Opt. Optronix 2017*, Vol. 2018-Janua, pp. 1–5, 2018.
- [23] and R. N. A. Kiani, F. Pourahangaryan, "A Novel CMOS Ripple Comparator Cell Using the Gate-Diffusion Input Technique," *Majlesi J. Electr. Eng.*, Vol. 3, No. 4, pp. 66–71, 2010.
- [24] O. Al Badry and M. A. Abdelghany, "Low power 1-Bit full adder using Full-Swing gate diffusion input technique," *Proc. 2018 Int. Conf. Innov. Trends Comput. Eng. ITCE 2018*, Vol. 2018-March, Itce, pp. 205–208, 2018.
- [25] M. S. Hossain and F. Arifin, "A Proposed Design of Conventional 4-Bit Carry Look-Ahead Adder Improving Performance," *Proc. - 2020 Adv.*



*Comput. Commun. Technol. High Perform. Appl. ACCTHPA 2020*, pp. 89–93, 2020.

[26] J. P. Ujemura, “**Arithmetic Circuits in CMOS**

**VLSI,”** in *Introduction to VLSI Circuits and Systems*, 2nd ed., New York, NY: Wiley, 2002, pp. 443–482.