Fault Tolerant Design of QCA Binary Wire

Majlesi Journal of Telecommunication Devices

مقاله 3، دوره 7، شماره 2، شهریور 2018، صفحه 47-51   

نوع مقاله: Articles

نویسندگان

Mojdeh Mahdavi^{* 1}؛ Mohammad Amin Amiri²

¹Department of Electronics, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran

²Department of Electronics, Malek Ashtar University of Technology, Tehran, Iran

چکیده

Dependability of a circuit is among the most important issues in the design process and reliability concerns are associated with the digital system design. A fault tolerant system should have the ability to detect, locate and correct the error and recover the system to normal operational conditions. It is more important to use fault tolerant gates in nano scale digital circuits because by decreasing the device dimensions the influence of external factors and therefore the probability of fault occurrence will increase. Since the binary wire is an essential part of digital systems and especially QCA (Quantum Cellular Automata) circuits, a redundancy based fault tolerant technique is presented in this paper to improve the fault tolerance of this part. The efficiency of this method is evaluated by MATLAB software. Results show that the fault tolerance of binary wire will significantly increase by using the proposed method. The hardware redundancy of this method is about 100% which is much less than TMR (Triple Module Redundancy) methods by more than 200% redundancy.

کلیدواژه‌ها

Quantum Cellular Automata؛ Fault tolerance؛ Binary Wire

مراجع

[1] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, “Quantum Cellular Automata,” Nanotechnology, vol. 4, (1), pp. 49-57, 1993.

[2] M. B. Tahoori, J. Huang, M. Momenzadeh, and F. Lombardi, “Testing of Quantum Cellular Automata,” IEEE Trans. on Nanotechnology, vol. 3, (4), pp. 432-442, 2004.

[3] M. Momenzadeh, M. B. Tahoori, J. Huang, and F. Lombardi, “Quantum Cellular Automata: New Defects and Faults for New Devices,” Proc. of 18th Int. Parallel and Distributed Processing Symp., 2004.

[4] M. Momenzadeh, J. Huang, and F. Lombardi, “Defect Characterization and Tolerance of QCA Sequential Devices and Circuits,” Proc. of 20th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 2005.

[5] M. Momenzadeh, J. Huang, M. B. Tahoori, and F. Lombardi, “Characterization, Test, and Logic Synthesis of And-Or-Inverter (AOI) Gate Design for QCA Implementation,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, (12), pp. 1881-1893, 2005.

[6] J. Huang, M. Momenzadeh, M. B. Tahoori, and F. Lombardi, “Defect Characterization for Scaling of QCA Devices,” Proc. of 19th IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems, 2004.

[7] P. Gupta, N. K. Jha, and L. Lingappan, “A Test Generation Framework for Quantum Cellular Automata Circuits,” IEEE Trans. on VLSI Systems, vol. 15, pp. 24-36, 2007.

[8] M. Mahdavi, M. A. Amiri, and S. Mirzakuchaki, “SEU Effects on QCA Circuits,” Proc. of IEEE Int. Conf. on Test and Diagnosis, 2009.

[9] M. Mahdavi, S. Mirzakuchaki, M. N. Moghaddasi, and M. A. Amiri, “Single electron fault modelling in quantum binary wire,” Micro & Nano Letters, vol. 6, pp. 75-77, 2011.

[10] Yasamin Mahmoodi, Mohammad A.Tehrani, “Novel Fault Tolerant QCA Circuits,” Proc. of the 22nd Iranian Conf. on Electrical Engineering, 2014.

[11] B. Sen, A. Agarwal, R. Kumar Nath, R. Mukherjee, B. Sikdar, “Efficient Design of Fault Tolerant Tiles In QCA,” Proc. of Annual IEEE India Conf., 2014.

[12] B. Sen, R. Mukherjee, R. Kumar Nath, B. Sikdar, “Design of Fault Tolerant Universal Logic in QCA,” Proc. of Fifth Int. Symp. on Electronic System Design, 2014.

[13] M. Mahdavi and M. A. Amiri, “Space Radiation Effects on Future Quantum Satellites,” Aerospace Science and Technology, vol. 26, pp. 72-75, 2013.

[14] B. Sen, R. K. Nath, A. P. Sinha, and B. K. Sikdar, “Towards the design of hybrid QCA tiles targeting high fault tolerance,” Journal of Computational Electronics, vol. 15, pp. 429-445, 2016.

[15] B. Sen, Y. Sahu, R. K. Nath, and B. K. Sikdar, “On the Reliability of Majority Logic Structure in Quantum-dot Cellular Automata,” Microelectronics Journal, vol. 47, pp. 7-18, 2016.

[16] M. Poorhosseini, “Novel Defect Terminology Beside Evaluation and Design Fault Tolerant Logic Gates in Quantum-Dot Cellular Automata,” J. Advances in Computer Engineering and Technology, vol. 2, (1), pp. 17-26, 2016.

[17] B. Sen, R. Mukherjee, R. K. Nath, and B. K. Sikdar, “Design of Fault Tolerant Universal Logic in QCA,” 5th International Symposium on Electronic System Design, 2014.

[18] R. Farazkish, “A new quantum-dot cellular automata fault-tolerant five-input majority gate,” J. Nanopart. Res, vol. 16, (2), pp. 2259-2268, 2014.

[19] D.Kumar, D.Mitra, B. Bhattacharya, “On fault-tolerant design of Exclusive-OR gates in QCA,” Journal of Computational Electronics, 2017.

[20] R. Farazkish, “Fault-tolerant adder design in quantum-dot cellular automata,” Int. J. Nano Dimens., vol. 8, (1), pp. 40-48, 2017.

[21] R. Farazkish, and F. Khodaparast, “Design and charachterization of a new fault-tolerant full-adder for quantum-dot cellular automata,” Microprocessors and Microsystems, vol. 39, pp. 426-433, 2015.

[22] D. Kumar, and D. Mitra, “Design of a practical fault-tolerant adder in QCA,” Microelectronics Journal, vol. 53, pp. 90-104, 2016.

[23] R. Farazkish, “A new quantum-dot cellular automata fault-tolerant full-adder,” Journal of Computational Electronics, vol. 14, pp. 506-514, 2015.